

Topologies for High-Speed Drives

Background

Giorgo Kapino


Ph.D. student in Power Electronics, Centre for Industrial Electronics – SDU

M.Sc. in Electronics, University of Southern Denmark

B.Sc. In Electrical Engineering, Technological Educational Institute of Central Greece

Topic: “Topologies for High-Speed Drives”

Overview



Motivation for High- Speed Drives



27/06/2019



Topologies


27/06/2019

Traditional Two-level VSI






Neutral Point-Clamped (NPC) VSI

T-type NPC VSI



Active NPC VSI


Flying Capacitor (FC) VSI



Cascaded H-bridge VSI


Efficiency comparison

27/06/2019




SiC die area characterization


27/06/2019



Rohm's SCT3030KL





Cree's C2M0025120D



SiC die area characterization

27/06/2019



Future plan

Algorithm for iterative SiC
chip area comparison

Prototype design

Filter design for high-speed
drives

650V-900V SiC chip area
characterization database

Thank you for
your time.
Questions?

Giorgo Kapino

Ph.D. student

Email: gkapino@mci.sdu.dk

Telephone: +45 65 50 7640